This paper presents a technique for preprocessing combinational logic before technology mapping. The technique is based on the representation of combinational logic using And-Inverter Graphs (AIGs), a networks of two-input ANDs and inverters. The optimization works by alternating DAG-aware AIG rewriting, which reduces area by sharing common logic without increasing delay, and algebraic AIG balancing, which minimizes delay without increasing area. The new technology-independent flow is implemented in a public-domain tool ABC. Experiments on large industrial benchmarks show that the proposed methodology scales to very large designs and is several orders of magnitude faster than SIS and MVSIS while offering comparable or better quality when measured by the quality of the network after mapping.
INTRODUCTION
Optimization of multi-level logic networks using logic synthesis [4] [5] plays an important role in automated design flow. Logic synthesis is often applied to the network derived by compiling HDLs, such as VHDL or Verilog, before performing technology mapping for standard cells or programmable devices. Other uses of logic synthesis include hardware emulation, design complexity estimation, software synthesis, and fast preprocessing of circuits before equivalence checking [3] . Traditional combinational logic synthesis, exemplified by SIS [18] and MVSIS [16] , applies a sequence of optimization steps, having the goal of removing redundant nodes (sweep), finding better logic boundaries (eliminate, resubstitute), discovering shared logic (fast_extract), and simplifying the node representations (simplify, full_simplify).
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• It often relies on trial-and-error and hand-tuning of the optimization scripts.
• Improvements are measured using the reduction in the number of literals in the factored forms of the node SOPs, while technology mappers [7] [10] often use cost functions not correlated with the literal counts.
• It is complicated and hard to implement. An implementation of a robust technology-independent synthesis flow in SIS and MVSIS takes several person-months, in addition to in-depth knowledge of logic synthesis.
• Even in its robust implementations, with resource limits controlling runtime and memory, traditional synthesis is often slow because it involves time-consuming steps, such as computation of internal don't-cares [11] . We propose a new technology-independent combinational logic synthesis flow using fast local transformations of And-Inverter Graphs (AIGs), composed of two-input ANDs and inverters. The flow improves on the traditional logic synthesis by addressing the above difficulties. Advantages are summarized as follows:
• While still being heuristic and suboptimal, the new algorithm does not require as much hand-tuning and trial-and-error.
• Improvements in the complexity of the logic are measured by AIG nodes and levels, in better correspondence with both standard-cell [6] and FPGA mappers [14] , which use AIGs or similar data structures as subject graphs.
• It is much simpler. A robust implementation reported in this paper took a few person-weeks to conceive and implement.
• It is orders of magnitude faster than the traditional flow, even when compared with its most rugged and robust versions, while the quality is comparable or better when measured by the delay and area of the network after technology mapping. AIG rewriting is local; however, rewriting is very fast and can be applied to the network many times. For example, performing ten rewriting passes over a typical network is still at least an order of magnitude faster than running the resource-aware implementation of the traditional flow in MVSIS. By applying rewriting many times, the scope of changes is no longer local. The result is that the cumulative effect of several rewriting passes is often superior to traditional synthesis in terms of quality.
BACKGROUND
An And-Inverter Graph (AIG) is a directed acyclic graph (DAG), in which a node has either 0 or 2 incoming edges. A node with no incoming edges is a primary input (PI). A node with 2 incoming edges is a two-input AND gate. An edge is either complemented or not. A complemented edge indicates the inversion of the signal. Certain nodes are marked as primary outputs (POs). Registers if present are considered as PI/PO pairs.
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The combinational logic of an arbitrary Boolean network can be factored [4] and transformed into an AIG using DeMorgan's rule. Structural hashing is applied during AIG construction to ensure that no two AND gates have identical pairs of incoming edges.
A cut C of node n is a set of nodes of the network, called leaves, such that each path from PIs to n passes through at least one leaf. A cut is K-feasible if the number of leaves does not exceed K. The cut function is the function of node n in terms of the cut leaves.
Two Boolean functions, F and G, belong to the same NPN-class (are NPN-equivalent) if F can be derived from G by negating (N) and permuting (P) inputs and negating (N) the output.
Example. Functions F = ab + c and G = ac + b are NPNequivalent because swapping b and c make them identical. Functions F = ab + c and G= ab are not NPN-equivalent because no amount of permuting and complementing variables can make a 3-variable function equivalent to a 2-variable function.
AIG REWRITING
Rewriting is a fast greedy algorithm for minimizing the AIG size by iteratively selecting AIG subgraphs rooted at a node and replacing them with smaller pre-computed subgraphs, while preserving the functionality of the root node. Our rewriting algorithm is developed by extending the prior work [3] as follows:
• Using 4-feasible cuts instead of two-level subgraphs.
• Restricting rewriting to preserve the number of logic levels.
• Developing several variations of AIG rewriting to o selectively collapse and refactor [4] larger subgraphs, o balance AIGs using algebraic tree-height reduction [8] .
• Experimental tune-up for logic synthesis applications. For the purposes of 4-input AIG rewriting, all 4-feasible cuts of the nodes are enumerated using the procedure in [17] . For each cut, the Boolean function is computed and its NPN-class is determined by hash-table lookup. Fast manipulation of 4-variable functions is achieved by representing them using truth tables stored as 16-bit bit-strings. Altogether there are 222 NPN equivalence classes of 4-variable functions [15] , of which only about one hundred appear more than once as functions of 4-feasible cuts in the numerous benchmarks tested, and only about 40 of these have been found experimentally to lead to improvements in rewriting. The unifying characteristic of the useful NPN-classes of functions is that they are decomposable using simple disjoint-support decomposition [2] .
All non-redundant AIG subgraphs of the representative functions of the useful equivalence classes are pre-computed in advance as a shared DAG containing approximately one thousand nodes and hashed by the truth table. This DAG is compiled into the program as an integer array, which noticeably reduces the setup time of the rewriting package. Figure 1 shows the AIG rewriting procedure. The nodes are visited in a topological order. For each 4-input cut of a node, all pre-computed subgraphs of its NPN class are considered. Logic sharing between the new subgraphs and nodes already in the network is determined. First, the old subgraph is dereferenced and the number of nodes, whose reference counts became 0, is returned. These nodes will be removed if the old subgraph is replaced. Next, a new subgraph is added while counting the number of new nodes and the nodes whose reference count went from 0 to a positive value. These nodes will be added. The difference of the counters is the gain in the number of nodes if the replacement is done. The new node is de-referenced and the old node is referenced to return the AIG to its original state.
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EXPERIMENTAL RESULTS
AIG rewriting is implemented in the sequential logic synthesis and verification system, ABC [1] , as commands rewrite, refactor, and balance. A rewriting script, resyn2, was defined as an alias in the resource file abc.rc [1] . This script performs 10 passes over the network as follows: b; rw; rf; b; rw; rwz; b; rfz; rwz; b. In the abbreviated notation, b (balance) stands for AIG balancing, rw/rf (rewrite/refactor) stands for AIG rewriting/refactoring, and rwz/rfz is the same but with zero-cost replacements allowed.
The resyn2 script optimizes area under delay constraints. It starts by balancing to reduce delay upfront as much as possible. Next, rewriting/refactoring and balancing are interleaved. During this, rewriting/refactoring tries to reduce area while not increasing delay. Balancing tries to reduce delay while not increasing area. Zero-cost replacements are enabled later in the script to facilitate creating new rewriting opportunities. This process in resyn2 is stopped after three iterations. Generally, this heuristic approach works well for a variety of benchmarks.
One difficulty in comparing the quality of AIG rewriting with traditional logic synthesis is their use of different cost functions. Previously, improvements were measured by counting the sum total of literals in the factored forms while AIG rewriting looks at the total number of AIG nodes and the maximum number of AIG levels. Therefore, in Tables 2 and 3 , we compare the impact of AIG rewriting to that of logic synthesis in SIS and MVSIS, after technology mapping. We used the technology mappers in ABC, for FPGAs [14] and standard cells [6] using the library mcnc.genlib from the SIS distribution. A load-independent timing model was assumed. Our experiments with a load-independent combinational mapper in an industrial setting confirm that gate sizing and buffering can be done in later stages of the flow.
Experiments were performed on many public-domain benchmarks, including industrial circuits from IWLS 2005 [9] . Section 4.1 analyzes the performance of the rewriting script. In all cases, the netlists produced by SIS, MVSIS and ABC were structurally hashed and algebraically balanced for minimum delay in ABC before mapping. The resulting netlists were verified using a SAT-based equivalence checker in ABC [13] .
Due to page limitation only the largest 10 IWLS benchmarks are shown in Tables 2 and 3 , although the average ratios listed in the last row of the tables refer to a set of 21 benchmarks used.
Performance and runtime analysis
The performance of rewriting is analyzed in Table 2 . The first column lists the benchmarks. The next five columns show the number of primary inputs (PI), primary outputs (PO), latches (Latch), AIG nodes (AND2), and logic levels of two-input AND gates (Lev). The number of gates and logic levels is given for an AIG after structural hashing and algebraic balancing.
The next eight columns show the AIG rewriting statistics after two successive applications of rwz to the original benchmarks. The columns show the number of 4-input cuts computed for all internal nodes ("Cuts"), the number of subgraphs tried during rewriting ("Subgrs"), the number of times a rewriting was accepted ("Upds"), and the improvement in the number of AIG nodes after each rewriting pass.
The data shows that the second pass of rewriting leads to smaller but still non-negligible gains in the number of AIG nodes (18% of the first pass). This confirms that the zero-cost replacements are useful for restructuring logic, allowing new rewriting possibilities. Without zero-cost replacements, the second pass improves by only 11% (data is not shown in the table). With replacements the first pass reduces the number of nodes by 14%, while without zero-cost replacements, by 12%.
The last three columns of the table show the runtime of logic synthesis in MVSIS (script mvsis.rugged), ABC (resyn2), and, as a sanity check, the runtime of standard-cell technology mapping in ABC (command map -s). All runtimes are on a 1.6GHz laptop.
In summary, AIG rewriting as implemented in ABC (resyn2) performs 10 passes over the network to improve area and delay of the AIG. It is much faster than the resource-aware traditional logic synthesis script in MVSIS.
Comparison using MCNC benchmarks
In Table 1 , we compare the average ratios of improvements achieved by technology mapping for standard cells and FPGAs after running several optimization scripts. The complete set of MCNC benchmarks [19] is used in this experiment. The results of mapping unoptimized circuits are used as the base for comparison (Line 1 of Table 1 ). The optimization in SIS (script.rugged) did not complete on several benchmarks, which were excluded.
The last column shows the average ratios of runtime using AIG rewriting (resyn2) as the base. On these relatively small benchmarks, MVSIS is 7 times slower while SIS is slower by several orders of magnitude, depending on the script used. In terms of quality, rewriting tends to produce better area and worse delay than the combination of script.rugged followed by speed_up in SIS. It is likely that a more powerful rewriting that uses larger cuts will outperform SIS in delay while taking only a small fraction of the SIS runtime. 
Comparison using IWLS 2005 benchmarks
This section compares AIG rewriting in ABC with logic synthesis in MVSIS on the large benchmarks from IWLS 2005. A similar comparison proved impossible for ABC vs. SIS because several key commands in SIS timed out on circuits from this set.
The following notation is used in Table 3 . Columns "Original", "MVSIS", and "ABC" show the results of mapping of the original circuit, the circuit optimized by mvsis.rugged in MVSIS, and the same circuit optimized by resyn2 in ABC, respectively. Two sets of mapping results are reported, one for LUT-based FPGAs and another for standard cells using mcnc.genlib.
In summary, the ratios of improvements demonstrate that on average, AIG rewriting performs better than traditional synthesis. In particular, the results of technology mapping for FPGAs confirm that literal-based optimization in MVSIS does not reduce area and delay while AIG rewriting reduces both.
It should be noted that the original IWLS benchmarks were optimized by an industrial tool prior to distribution. They were structurally hashed and balanced in ABC before running SIS and MVSIS. When starting with unoptimized networks, the difference between rewriting and traditional synthesis should be greater.
CONCLUSIONS AND FUTURE WORK
This paper presents AIG rewriting, an innovative technique for combinational logic synthesis. The technique was inspired by research in the field of formal verification where a similar algorithm was used for fast compression of redundant logic circuits [3] . Our experiments show that AIG rewriting often leads to quality comparable or better than those afforded by the logic synthesis scripts in MVSIS and SIS while being one or two orders of magnitude faster as well as applicable to larger examples.
The proposed technique plays the crucial role in a new logic synthesis flow [12] which may replace the traditional logic synthesis in the CAD tools. The extreme speed and good quality of the proposed algorithm might make the new flow useful in a variety of applications such as hardware emulation, estimation of design complexity, and equivalence checking [13] .
Future work will include extending the baseline AIG rewriting to use larger cut sizes. The challenge is to search a much larger space of possible replacements while keeping runtime low in order to allow multiple optimization passes.
